summary refs log tree commit diff
path: root/devices/src/pci/mod.rs
diff options
context:
space:
mode:
authorDaniel Verkamp <dverkamp@chromium.org>2018-09-20 17:43:57 -0700
committerchrome-bot <chrome-bot@chromium.org>2018-10-01 11:30:00 -0700
commit4f228cb2033b8e8bf94864574b37fe719b1a7930 (patch)
treead0b9aa51e56ff66ce52c50d78cf4344dbcd42f8 /devices/src/pci/mod.rs
parent0f579cb09c7a2e9cf176c2a689a51ba440398957 (diff)
downloadcrosvm-4f228cb2033b8e8bf94864574b37fe719b1a7930.tar
crosvm-4f228cb2033b8e8bf94864574b37fe719b1a7930.tar.gz
crosvm-4f228cb2033b8e8bf94864574b37fe719b1a7930.tar.bz2
crosvm-4f228cb2033b8e8bf94864574b37fe719b1a7930.tar.lz
crosvm-4f228cb2033b8e8bf94864574b37fe719b1a7930.tar.xz
crosvm-4f228cb2033b8e8bf94864574b37fe719b1a7930.tar.zst
crosvm-4f228cb2033b8e8bf94864574b37fe719b1a7930.zip
devices: pci: add Programming Interface to device
PCI class codes are made up of three fields: class, subclass, and
programming interface.  Some class/subclass combinations do not define
any programming interfaces, so add an optional parameter to specify the
value and use 0 if it is not provided.

Change-Id: Ib4000eafe2d7d003ed5753d7b0ea05e16fd06130
Signed-off-by: Daniel Verkamp <dverkamp@chromium.org>
Reviewed-on: https://chromium-review.googlesource.com/1237358
Reviewed-by: Dylan Reid <dgreid@chromium.org>
Diffstat (limited to 'devices/src/pci/mod.rs')
-rw-r--r--devices/src/pci/mod.rs2
1 files changed, 1 insertions, 1 deletions
diff --git a/devices/src/pci/mod.rs b/devices/src/pci/mod.rs
index a1d211d..ce42d62 100644
--- a/devices/src/pci/mod.rs
+++ b/devices/src/pci/mod.rs
@@ -8,7 +8,7 @@ mod pci_configuration;
 mod pci_device;
 mod pci_root;
 
-pub use self::pci_configuration::{PciCapability, PciCapabilityID, PciClassCode, PciConfiguration, PciHeaderType, PciSubclass};
+pub use self::pci_configuration::{PciCapability, PciCapabilityID, PciClassCode, PciConfiguration, PciHeaderType, PciProgrammingInterface, PciSubclass};
 pub use self::pci_device::Error as PciDeviceError;
 pub use self::pci_device::PciDevice;
 pub use self::pci_root::PciRoot;