summary refs log tree commit diff
path: root/devices/src/pci/ac97_bus_master.rs
diff options
context:
space:
mode:
authorDylan Reid <dgreid@chromium.org>2019-07-22 22:10:54 -0700
committerCommit Bot <commit-bot@chromium.org>2019-07-24 02:22:21 +0000
commitc3bee1f8c3fcfc9f62ab858cf0f0c58a373d2855 (patch)
tree1ad5a9dd509caa62fdb79257cf61370d2e0aa412 /devices/src/pci/ac97_bus_master.rs
parent13c219139504d0a191948fd205c835a2505cadba (diff)
downloadcrosvm-c3bee1f8c3fcfc9f62ab858cf0f0c58a373d2855.tar
crosvm-c3bee1f8c3fcfc9f62ab858cf0f0c58a373d2855.tar.gz
crosvm-c3bee1f8c3fcfc9f62ab858cf0f0c58a373d2855.tar.bz2
crosvm-c3bee1f8c3fcfc9f62ab858cf0f0c58a373d2855.tar.lz
crosvm-c3bee1f8c3fcfc9f62ab858cf0f0c58a373d2855.tar.xz
crosvm-c3bee1f8c3fcfc9f62ab858cf0f0c58a373d2855.tar.zst
crosvm-c3bee1f8c3fcfc9f62ab858cf0f0c58a373d2855.zip
tree-wide: update to new inclusive range syntax
1.38 nightly started warning about using `...` vs `..=`, update to avoid
the warning.

Signed-off-by: Dylan Reid <dgreid@chromium.org>
Change-Id: Ibc3d24c5410b6eed9a1207db21e529ec6a763376
Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/crosvm/+/1715575
Reviewed-by: Zach Reizner <zachr@chromium.org>
Tested-by: kokoro <noreply+kokoro@google.com>
Diffstat (limited to 'devices/src/pci/ac97_bus_master.rs')
-rw-r--r--devices/src/pci/ac97_bus_master.rs6
1 files changed, 3 insertions, 3 deletions
diff --git a/devices/src/pci/ac97_bus_master.rs b/devices/src/pci/ac97_bus_master.rs
index bde5c90..cd32f35 100644
--- a/devices/src/pci/ac97_bus_master.rs
+++ b/devices/src/pci/ac97_bus_master.rs
@@ -285,9 +285,9 @@ impl Ac97BusMaster {
 
         let regs = self.regs.lock();
         match offset {
-            PI_BASE_00...PI_CR_0B => readb_func_regs(&regs.pi_regs, offset - PI_BASE_00),
-            PO_BASE_10...PO_CR_1B => readb_func_regs(&regs.po_regs, offset - PO_BASE_10),
-            MC_BASE_20...MC_CR_2B => readb_func_regs(&regs.mc_regs, offset - MC_BASE_20),
+            PI_BASE_00..=PI_CR_0B => readb_func_regs(&regs.pi_regs, offset - PI_BASE_00),
+            PO_BASE_10..=PO_CR_1B => readb_func_regs(&regs.po_regs, offset - PO_BASE_10),
+            MC_BASE_20..=MC_CR_2B => readb_func_regs(&regs.mc_regs, offset - MC_BASE_20),
             ACC_SEMA_34 => self.acc_sema,
             _ => 0,
         }